Return to Article Details A bandwidth-regulating architecture in the interconnection system of a SoC Download Download PDF